Hardware Synthesis of Weakly Consistent C Concurrency



John Wickerson Imperial College London

a talk based on joint work with



S-REPLS @ Oxford

12 Jan 2017

Starting point

Concurrent languages with built-in support for strong/weak atomics





FPGAs

• Reconfigurable hardware

FPGAc

TECH

Intel Completes Acquisition of Altera

\$16.7 billion deal underscores Intel CEO's plan to expand chip maker's business

By DON CLARK

Updated Dec. 28, 2015 9:27 p.m. ET

Intel Corp. on Monday completed its biggest-ever acquisition, part of Chief Executive Brian Krzanich's plan to use new tactics to expand the chip maker's business.

The \$16.7 billion purchase of Altera Corp. makes Intel, known for microprocessors used in computers, the second-largest maker of sectors and after they leave the factory. Altera's



LegUp

- Open-source hardware synthesis tool developed at the University of Toronto since 2009
- Supports pthreads, and OpenMP (using locks)



Synthesis example

 Can we implement atomic stores/loads using just ordinary stores/loads?



Synthesis example

 Can we implement atomic stores/loads using just ordinary stores/loads?

int $x=0$; int $y=0$;					
T1(int a) {	T2() {				
1.1 x=a/3;	2.1 if(y==1)				
1.2 y=1;	2.2 r0=x;				
}	}				
$\texttt{assert}(\texttt{r0} \neq 0)$					

			int	x=0	; int y=0;			
r	[1(int	a) {			T2()	{		
1.1	x=a/3;				2.1 if(y==1)		
1.2	y=1;				2.2 r0	=x;		
-	+				}			
			as	sser	$r(r0 \neq 0)$			
Cycle:	1	2	3	4	5		35	36
		1				•	•	
1.1	ld a	a						
1.1					divide			
1.1								st x
1.2	st y							
			-			-	-	
2.1			ld	у				
2.2		İ	11					

2.2		ld	X			
2.2				slt y==1?		
				x:null		

• **Unsound:** only respects RW/WR/WW dependencies

r0=w; r1=x; r2=y.ld(ACQ); r3=z;

• **Unsound:** only respects RW/WR/WW dependencies

Cycle:	1	2
r0=w;	ld,	na W
r1=x;	ld	na X
r2=y.ld(ACQ);	lda	lcq y
r3=z;	ld	na Z

• SC: all memory accesses strictly ordered

Cycle:	1	2	3	4	5	6	7	8
r0=w;	ldr	na W						
r1=x;			ldr	_{la} X				
r2=y.ld(ACQ);					lda	lcq y		
r3=z;							ldn	a Z

• SC-atomics: all atomics are strictly ordered

Cycle:	1	2	3	4	5	6
rO=w;	ld _{na} w					
r1=x;	$\operatorname{ld}_{\mathtt{na}} \mathtt{x}$					
r2=y.ld(ACQ);			ld _{ACQ} y			
r3=z;					ldn	a Z

• Weak-atomics: acquires cannot move down; releases cannot move up; SCs cannot move at all

Cycle:	1	2	3	4
r0=w;	ld	na W		
r1=x;	ld	na X		
r2=y.ld(ACQ);	ld	lcq y		
r3=z;			ldr	ia Z

Correctness

- We used the Alloy Analyzer to check that there is no execution (with ≤9 memory events) that:
 - is allowed by our scheduling constraints, but
 - is inconsistent according to the C memory model.



Case study: circular FIFO







×

t

7

P



Conclusion

- First implementation of weak atomics in a hardware synthesis tool
- Implementing atomics using scheduling constraints seems more efficient than using locks
- Limitations: no support for RMW operations; small and artificial benchmarks; only on-chip memory
- Next steps: add support for loop pipelining

Hardware Synthesis of Weakly Consistent C Concurrency



John Wickerson Imperial College London

a talk based on joint work with



S-REPLS @ Oxford

12 Jan 2017