

Remote-Scope Promotion:

clarified


rectified


verified

John Wickerson
Imperial 

Mark Batty
Kent 

Brad Beckmann
AMD 

Ally Donaldson
Imperial 



In brief

- **Remote-scope promotion** is a GPU programming extension from **AMD** for efficient **work-stealing**

Synchronization Using Remote-Scope Promotion

Marc S. Orr^{†§}, Shuai Che[§], Ayse Yilmazer[§], Bradford M. Beckmann[§],
Mark D. Hill^{†§}, David A. Wood^{†§}

[†]University of Wisconsin–Madison
Computer Sciences
{morr, markhill, david}@cs.wisc.edu

[§]AMD Research
{Shuai.Che, Ayse.Yilmazer, Brad.Beckmann}@amd.com

Abstract

Heterogeneous system architecture (HSA) and OpenCL™
organization to facilitate low overhead
Scoped synchrono-

1. Introduction

As processors evolve to support more threads, synchroniz-
ing among those threads becomes increasingly expensive.
This is particularly true for massively-threaded, through-
put architectures, such as graphics processing
units (GPUs) that support CPU-style “read-for-
write” system

In brief

- **Remote-scope promotion** is a GPU programming extension from **AMD** for efficient **work-stealing**
- We **formalised** the design (at SW and HW level). This led to a **corrected** and **improved** implementation.

Synchronization Using Remote-Scope Promotion

Marc S. Orr^{†§}, Shuai Che[§], Ayse Yilmazer[§], Bradford M. Beckmann[§],
Mark D. Hill^{†§}, David A. Wood^{†§}

[†]University of Wisconsin–Madison
Computer Sciences
{morr, markhill, david}@cs.wisc.edu

[§]AMD Research
{Shuai.Che, Ayse.Yilmazer, Brad.Beckmann}@amd.com

Abstract

Heterogeneous system architecture (HSA) and OpenCL™
organization to facilitate low overhead
Scoped synchrono-

1. Introduction

As processors evolve to support more threads, synchroniz-
ing among those threads becomes increasingly expensive.
This is particularly true for massively-threaded, through-
put architectures, such as graphics processing
support CPU-style “read-for-

In brief

- **Remote-scope promotion** is a GPU programming extension from **AMD** for efficient **work-stealing**
- We **formalised** the design (at SW and HW level). This led to a **corrected** and **improved** implementation.
- Formalise **early** in the design process!

Synchronization Using Remote-Scope Promotion

Marc S. Orr^{†§}, Shuai Che[§], Ayse Yilmazer[§], Bradford M. Beckmann[§],
Mark D. Hill^{†§}, David A. Wood^{†§}

[†]University of Wisconsin–Madison
Computer Sciences
{morr, markhill, david}@cs.wisc.edu

[§]AMD Research

{Shuai.Che, Ayse.Yilmazer, Brad.Beckmann}@amd.com

Abstract

Heterogeneous system architecture (HSA) and OpenCL™
organization to facilitate low overhead
Scoped synchron-

1. Introduction

As processors evolve to support more threads, synchroniz-
ing among those threads becomes increasingly expensive.
This is particularly true for massively-threaded, through-
put architectures, such as graphics processing
units (GPUs) that support CPU-style “read-for-

This talk

1. Background: What is RSP?
2. Adding RSP to the OpenCL memory model
3. A formalised implementation of OpenCL+RSP

This talk

- ▶ 1. Background: What is RSP?
- 2. Adding RSP to the OpenCL memory model
- 3. A formalised implementation of OpenCL+RSP

C11: flat thread structure

T0

T1


T2

T3


T4

T5

OpenCL: thread groupings




GPUs: hierarchical memory




Memory scopes

Memory scopes



Memory scopes


`store(x, 42)`



Memory scopes

`store(x, 42)`


`load(x)`



Memory scopes

`store(x, 42, WG)`


`load(x, WG)`



Memory scopes

`store(x, 42, WG)`

`load(x, WG)`




Memory scopes

`store(x, 42, WG)`

`load(x, WG)`


faulty!



Memory scopes

`store(x, 42, DV)`

`load(x, DV)`




Memory scopes

`store(x, 42, DV)`


`load(x, DV)`

ok!




Example: work-stealing

Example: work-stealing



Example: work-stealing


```
store(headA, _, WG) //pop
```



Example: work-stealing

`store(headA, _, WG) //push`


`store(headA, _, WG) //pop`




Example: work-stealing

`store(headA, _, WG) //push`


`store(headA, _, WG) //pop`



Example: work-stealing




Example: work-stealing



Remote-scope promotion

`store(x, 42, WG)`


`load(x, DV)`



Remote-scope promotion

`store(x, 42, DV)`


`load(x, DV)`



Remote-scope promotion

`store(x, 42, WG)`


`load(x, DV, remote)`



Remote-scope promotion

`store(x, 42, DV, remote)`

`load(x, WG)`




Work-stealing

`store(headA, _, WG) //push`

`store(headA, _, WG) //pop`

`store(headA, _, DV, remote) //steal`



This talk

1. Background: What is RSP?

▶ 2. Adding RSP to the OpenCL memory model

3. A formalised implementation of OpenCL+RSP

Scope inclusion in OpenCL

Scope inclusion in OpenCL

- Operations **A** and **B** only synchronise if they have **inclusive scopes**.

Scope inclusion in OpenCL

- Operations **A** and **B** only synchronise if they have **inclusive scopes**.
- **A** and **B** have **inclusive scopes** iff **A reaches B** and **B reaches A**.

Scope inclusion in OpenCL

- Operations **A** and **B** only synchronise if they have **inclusive scopes**.
- **A** and **B** have **inclusive scopes** iff **A reaches B** and **B reaches A**.
- **A reaches B** iff
A has workgroup scope and **B** is in the same workgroup, or
A has device scope and **B** is in the same device, or
A has all-devices scope.

Scope inclusion in OpenCL+RSP

- Operations **A** and **B** only synchronise if they have **inclusive scopes**.
- **A** and **B** have **inclusive scopes** iff **A reaches B** and **B reaches A**, or **A reaches B** and **B is remote**, or **A is remote** and **B reaches A**.
- **A reaches B** iff **A** has workgroup scope and **B** is in the same workgroup, or **A** has device scope and **B** is in the same device, or **A** has all-devices scope.

```
15 (* Scope annotations *)
16 let s_wi = memory_scope_work_item
17 let s_wg = memory_scope_work_group
18 let s_dev = memory_scope_device
19 let s_all = memory_scope_all_svm_devices
20
21 (* Inclusive scopes *)
22
23 let incl1 = ([s_wi] ; wi)
24             | ([s_wg] ; wg)
25             | ([s_dev] ; dev)
26             | ([s_all] ; unv)
27
28 let incl = (incl1 & (incl1^-1))
29           | ([remote] ; incl1)
30           | ((incl1^-1) ; [remote])
31
32 (*****)
33 (* Synchronisation *)
34 (*****)|
35
36 let acq = (mo_acq | mo_sc | mo_acq_rel) & (R | F | rmw)
37 let rel = (mo_rel | mo_sc | mo_acq_rel) & (W | F | rmw)
38
39 (* Release sequence *)
```

Testing OpenCL+RSP programs

Testing OpenCL+RSP programs

- We simulated the **12** litmus tests designed by the original developers to define their expectations of RSP.

Babillion:herd jpw48\$

Babillion:herd jpw48\$ less testsuite/RSPTests/RSP_Test1.litmus

OpenCL RSP_Test1

```
{
  [x]=0;
  [y]=0;
}

P0 (global atomic_int* x, global atomic_int* y) {
  atomic_store_explicit
    (x, 1, memory_order_release, memory_scope_work_group);
}

P1 (global atomic_int* x, global atomic_int* y) {
  atomic_store_explicit
    (y, 1, memory_order_release, memory_scope_work_group);
}

P2 (global atomic_int* x, global atomic_int* y) {
  int r0 = atomic_load_explicit
    (x, memory_order_acquire, memory_scope_work_group);
  int r1 = atomic_load_explicit
    (y, memory_order_acquire, memory_scope_work_group);
}

P3 (global atomic_int* x, global atomic_int* y) {
  int r2 = atomic_load_explicit_remote
    (y, memory_order_acquire, memory_scope_device);
  int r3 = atomic_load_explicit_remote
    (x, memory_order_acquire, memory_scope_device);
}

scopeTree (device (work_group P0 P1 P2) (work_group P3))
exists (2:r0=1 /\ 2:r1=0 /\ 3:r2=1 /\ 3:r3=0)
testsuite/RSPTests/RSP_Test1.litmus (END)
```

Babillion:herd jpw48\$ less testsuite/RSPTests/RSP_Test1.litmus

Babillion:herd jpw48\$./herd -initwrites true -model openc1_rem.cat testsuite/RSPTests/RSP_Test1.litmus

```
Babillion:herd jpw48$ less testsuite/RSPTests/RSP_Test1.litmus
Babillion:herd jpw48$ ./herd -initwrites true -model opencl_rem.cat testsuite/RSPTests/RSP_Test1.litmus
Test RSP_Test1 Allowed
States 16
2:r0=0; 2:r1=0; 3:r2=0; 3:r3=0;
2:r0=0; 2:r1=0; 3:r2=0; 3:r3=1;
2:r0=0; 2:r1=0; 3:r2=1; 3:r3=0;
2:r0=0; 2:r1=0; 3:r2=1; 3:r3=1;
2:r0=0; 2:r1=1; 3:r2=0; 3:r3=0;
2:r0=0; 2:r1=1; 3:r2=0; 3:r3=1;
2:r0=0; 2:r1=1; 3:r2=1; 3:r3=0;
2:r0=0; 2:r1=1; 3:r2=1; 3:r3=1;
2:r0=1; 2:r1=0; 3:r2=0; 3:r3=0;
2:r0=1; 2:r1=0; 3:r2=0; 3:r3=1;
2:r0=1; 2:r1=0; 3:r2=1; 3:r3=0;
2:r0=1; 2:r1=0; 3:r2=1; 3:r3=1;
2:r0=1; 2:r1=1; 3:r2=0; 3:r3=0;
2:r0=1; 2:r1=1; 3:r2=0; 3:r3=1;
2:r0=1; 2:r1=1; 3:r2=1; 3:r3=0;
2:r0=1; 2:r1=1; 3:r2=1; 3:r3=1;
Ok
Witnesses
Positive: 1 Negative: 15
Bad executions (0 in total):
Condition exists (2:r0=1 /\ 2:r1=0 /\ 3:r2=1 /\ 3:r3=0)
Observation RSP_Test1 Sometimes 1 15
Hash=305e6af6b482d95960e572605703996c

Babillion:herd jpw48$ █
```

Testing OpenCL+RSP programs

- We simulated the **12** litmus tests designed by the original developers to define their expectations of RSP.
- We found **8** were good, but:
 - 2** had unintentional races,
 - 1** enforced broken behaviour, and
 - 1** forbade reasonable behaviour.

Testing OpenCL+RSP programs

- We simulated the **12** litmus tests designed by the original developers to define their expectations of RSP.
- We found **8** were good, but:
 - 2** had unintentional races,
 - 1** enforced broken behaviour, and
 - 1** forbade reasonable behaviour.
- We also found (and fixed) bugs in their work-stealing queue implementation

This talk

1. Background: What is RSP?
2. Adding RSP to the OpenCL memory model
-  3. A formalised implementation of OpenCL+RSP

Implementing RSP

Implementing RSP

- Model of GPU hardware

Implementing RSP

- Model of GPU hardware
- Assembly-like language

Implementing RSP

- Model of GPU hardware
- Assembly-like language
- Compiler mapping from OpenCL+RSP operations to sequences of assembly instructions


Implementing RSP

- Model of GPU hardware
- Assembly-like language
- Compiler mapping from OpenCL+RSP operations to sequences of assembly instructions
- Can then prove that all behaviours of the compiled program are allowed by the OpenCL+RSP memory model.


Model of GPU hardware

$$\begin{aligned}x &\in \text{Addr} \\r &\in \text{Reg} \\v &\in \text{Val} \stackrel{\text{def}}{=} \mathbb{Z} \\ \text{FifoEl} &\stackrel{\text{def}}{=} \text{Addr} \cup \{\text{FLUSH}_{dwt} \mid d, w, t \in \mathbb{N}\} \\ \text{Fifo} &\stackrel{\text{def}}{=} \text{FifoEl} \text{ queue} \\ \text{Hygiene} &\stackrel{\text{def}}{=} \{\text{CLEAN}, \text{DIRTY}\} \\ \text{Freshness} &\stackrel{\text{def}}{=} \{\text{VALID}, \text{INV'D}\} \\ \text{CacheEntry} &\stackrel{\text{def}}{=} \text{Val} \times (\text{hy: Hygiene}) \times (\text{fr: Freshness}) \\ C \in \text{Cache} &\stackrel{\text{def}}{=} (\text{Addr} \rightarrow \text{CacheEntry}) \times (\text{fifo: Fifo}) \\ \text{Lock} &\stackrel{\text{def}}{=} \{\text{🔒}, \text{🔓}\} \\ \text{ThState} &\stackrel{\text{def}}{=} \text{Reg} \rightarrow \text{Val} \\ \text{WgState} &\stackrel{\text{def}}{=} \text{ThState list} \times (\text{L1: Cache}) \times (\text{rmw: Lock}) \\ \text{DvState} &\stackrel{\text{def}}{=} \text{WgState list} \times (\text{L2: Cache}) \times \\ &\quad (\text{lockfile: Addr} \rightarrow \text{Lock}) \\ \text{Global} &\stackrel{\text{def}}{=} \text{Addr} \rightarrow \text{Val} \\ \Sigma \in \text{SyState} &\stackrel{\text{def}}{=} \text{DvState list} \times (\text{gl: Global})\end{aligned}$$


Model of GPU hardware




Model of GPU hardware




Model of GPU hardware




Model of GPU hardware




Model of GPU hardware




Model of GPU hardware




Model of GPU hardware




Model of GPU hardware




Model of GPU hardware




Model of GPU hardware



Model of GPU hardware



Model of GPU hardware



Original scheme

	na or WG	DV (not remote)	DV (remote)
<code>r=load(x)</code>	LD r x	INV _{L1} WG LD r x	FLU _{L1} DV INV _{L1} WG LD r x } LK x
<code>store(x,r)</code>	ST r x	FLU _{L1} WG ST r x	FLU _{L1} WG ST r x INV _{L1} DV } LK x
<code>r=fetch_inc(x)</code>	INC _{L1} r x	FLU _{L1} WG INV _{L1} WG INC _{L2} r x	FLU _{L1} DV INV _{L1} WG INC _{L2} r x INV _{L1} DV } LK x LK _{rmw}

Original scheme

	na or WG	DV (not remote)	DV (remote)
<code>r=load(x)</code>	LD r x	INV _{L1} WG LD r x	FLU _{L1} DV INV _{L1} WG LD r x } LK x
<code>store(x,r)</code>	ST r x	FLU _{L1} WG ST r x	FLU _{L1} WG ST r x INV _{L1} DV } LK x
<code>r=fetch_inc(x)</code>	INC _{L1} r x	FLU _{L1} WG INV _{L1} WG INC _{L2} r x	FLU _{L1} DV INV _{L1} WG INC _{L2} r x INV _{L1} DV } LK x LK _{rmw}

Original scheme

message-passing fails

		DV (not remote)	DV (remote)
<code>r=load(x)</code>	<code>LD r x</code>	$\left. \begin{array}{l} \text{INV}_{L1} \text{ WG} \\ \text{LD } r \text{ x} \end{array} \right\}$	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ DV} \\ \text{INV}_{L1} \text{ WG} \\ \text{LD } r \text{ x} \end{array} \right\} \text{LK } x$
<code>store(x,r)</code>	<code>ST r x</code>	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ WG} \\ \text{ST } r \text{ x} \end{array} \right\}$	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ WG} \\ \text{ST } r \text{ x} \\ \text{INV}_{L1} \text{ DV} \end{array} \right\} \text{LK } x$
<code>r=fetch_inc(x)</code>	<code>INC_{L1} r x</code>	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ WG} \\ \text{INV}_{L1} \text{ WG} \\ \text{INC}_{L2} \text{ r } x \end{array} \right\}$	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ DV} \\ \text{INV}_{L1} \text{ WG} \\ \text{INC}_{L2} \text{ r } x \\ \text{INV}_{L1} \text{ DV} \end{array} \right\} \begin{array}{l} \text{LK } x \\ \text{LK}_{\text{rmw}} \end{array}$

RMW atomicity fails

Original scheme

unnecessary cacheline stalling

message-passing fails

		DV (not remote)	DV (remote)
<code>r=load(x)</code>	<code>LD r x</code>	$\left. \begin{array}{l} \text{INV}_{L1} \text{ WG} \\ \text{LD } r \text{ x} \end{array} \right\}$	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ DV} \\ \text{INV}_{L1} \text{ WG} \\ \text{LD } r \text{ x} \end{array} \right\} \text{LK } x$
<code>store(x,r)</code>	<code>ST r x</code>	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ WG} \\ \text{ST } r \text{ x} \end{array} \right\}$	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ WG} \\ \text{ST } r \text{ x} \\ \text{INV}_{L1} \text{ DV} \end{array} \right\} \text{LK } x$
<code>r=fetch_inc(x)</code>	<code>INC_{L1} r x</code>	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ WG} \\ \text{INV}_{L1} \text{ WG} \\ \text{INC}_{L2} r x \end{array} \right\}$	$\left. \begin{array}{l} \text{FLU}_{L1} \text{ DV} \\ \text{INV}_{L1} \text{ WG} \\ \text{INC}_{L2} r x \\ \text{INV}_{L1} \text{ DV} \end{array} \right\} \begin{array}{l} \text{LK } x \\ \text{LK}_{\text{rmw}} \end{array}$

RMW atomicity fails

Revised scheme

	na or WG	DV (not remote)	DV (remote)
<code>r=load(x)</code>	LD r x	LD r x INV _{L1} WG	LD r x FLU _{L1} DV INV _{L1} WG
<code>store(x,r)</code>	ST r x	FLU _{L1} WG ST r x	FLU _{L1} WG INV _{L1} DV ST r x } LK _{rmw}
<code>r=fetch_inc(x)</code>	INC _{L1} r x	FLU _{L1} WG INC _{L2} r x INV _{L1} WG	FLU _{L1} WG INV _{L1} DV INC _{L2} r x FLU _{L1} DV INV _{L1} WG } LK _{rmw}

Original scheme

	na or WG	DV (not remote)	DV (remote)
<code>r=load(x)</code>	LD r x	INV_{L1} WG LD r x	FLU_{L1} DV INV_{L1} WG LD r x
<code>store(x,r)</code>	ST r x	FLU_{L1} WG ST r x	FLU_{L1} WG ST r x INV_{L1} DV
<code>r=fetch_inc(x)</code>	INC_{L1} r x	FLU_{L1} WG INV_{L1} WG INC_{L2} r x	FLU_{L1} DV INV_{L1} WG INC_{L2} r x INV_{L1} DV

Proof of correctness

- Theorem stated in Isabelle, proved by hand.

Summary

- **Remote-scope promotion** is a GPU programming extension from **AMD** for efficient **work-stealing**
- We **formalised** the design (at SW and HW level). This led to a **corrected** and **improved** implementation.
- Formalise **early** in the design process!